

**In the Claims:**

Claims 23-32 are withdrawn. The claims are as follows:

1. (Original) An integrated circuit, comprising:

one or more logic stages, at least one of said logic stages having a predominantly high input state or having a predominantly low input state;

wherein said logic stages having said predominantly high input state, comprise one or more thin gate dielectric and high threshold voltage PFETs with respect to a reference PFET and one or more thick gate dielectric and low threshold voltage NFETs with respect to a reference NFET; and

wherein said logic stages having said predominantly low input state, comprise one or more thick gate dielectric and low threshold voltage PFETs with respect to said reference PFET and one or more thin gate dielectric and high threshold voltage NFETs with respect to said reference NFET.

2. (Original) The circuit of claim 1, wherein:

said logic stages having said predominantly high input state comprise all thin gate dielectric and high threshold voltage PFETs and comprise all thick gate dielectric and low threshold voltage NFETs; and

said logic stages having said predominantly low input state comprise all thick gate dielectric and low threshold voltage PFETs and comprise all thin gate dielectric and high threshold voltage NFETs.

BUR920040024US1

3. (Original) The circuit of claim 1, wherein:

all of said logic stages have either a predominantly high input state or a predominantly low input state.

4. (Original) The circuit of claim 3, wherein logic stages having predominantly high input states are connected in series with logic stages having predominantly low input states, said logic stages having predominantly high input states alternating with logic stages having predominantly low input states.

5. (Original) The circuit of claim 1, wherein:

said logic stages, further comprise intermediate NFETs or intermediate PFETs or both intermediate NFETs and intermediate PFETs;

wherein for logic stages having said predominantly high inputs, intermediate PFETs are stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs, said intermediate PFETs having a thin gate dielectric with respect to said reference PFET and a threshold voltage less than the threshold voltage of said thin gate dielectric and high threshold voltage PFET; and

wherein for logic stages having said predominantly low inputs, intermediate NFETs and PFETs are stacked in series between said thick gate dielectric and low threshold voltage PFETs and said thin gate dielectric and high threshold voltage NFETs, said intermediate NFETs having a thin gate dielectric with respect to said reference NFET and a threshold voltages less that of said high threshold NFET.

BUR920040024US1

6. (Original) The circuit of claim 1, wherein said logic stages operate monotonically.
7. (Original) The circuit of claim 1, wherein said logic stages comprise pulsed CMOS logic circuits, dynamic domino circuits or fuse evaluation circuits
8. (Original) The circuit of claim 1, wherein said predominantly high input state and said predominantly low input state are independently selected from the group of states consisting of precharge states, standby states, output states of combinational logic coupled to said circuit and output states of previous logic stages of said circuit.
9. (Original) A method of reducing leakage current in a circuit, comprising:
- specifying a reference PFET having its threshold voltage and its gate dielectric thickness and a reference NFET having its threshold voltage and its gate dielectric thickness;
  - providing said circuit, said circuit having one or more logic stages;
  - connecting at least one of said logic stages to an input having a predominantly high input state or having a predominantly low input state;
  - wherein said logic stages connected to said input having said predominantly high input state, comprise one or more thin gate dielectric and high threshold voltage PFETs with respect to said reference PFET and one or more thick gate dielectric and low threshold voltage NFETs with respect to said reference NFET; and
  - wherein said logic stages connected to said input having said predominantly low input state, comprise one or more thick gate dielectric and low threshold voltage PFETs with respect to

BUR920040024US1

said reference PFET and one or more thin gate dielectric and high threshold voltage NFET's with respect to said reference NFET.

10. (Original) The method of claim 9, wherein:

said logic stages having said predominantly high input state comprise all thin gate dielectric and high threshold voltage PFETs and comprise all thick gate dielectric and low threshold voltage NFETs; and

said logic stages having said predominantly low input state comprise all thick gate dielectric and low threshold voltage PFETs and comprise all thin gate dielectric and high threshold voltage NFET's.

11. (Original) The method of claim 9, further including connecting all of said logic stages to either said predominantly high input state or said predominantly low input state.

12. (Original) The method of claim 11, further including connecting logic stages having predominantly high input states in series with logic stages having predominantly low input states, said logic stages having predominantly high input states alternating with logic stages having predominantly low input states.

13. (Original) The method of claim 9, wherein:

said logic stages, further comprise intermediate NFETs or intermediate PFETs or both intermediate NFETs and intermediate PFETs;

BUR920040024US1

wherein for logic stages having said predominantly high inputs, intermediate PFETs are stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs, said intermediate PFETs having a thin gate dielectric with respect to said reference PFET and a threshold voltage less than the threshold voltage of said thin gate dielectric and high threshold voltage PFET; and

wherein for logic stages having said predominantly low inputs, intermediate NFETs and PFETs are stacked in series between said thick gate dielectric and low threshold voltage PFETs and said thin gate dielectric and high threshold voltage NFETs, said intermediate NFETs having a thin gate dielectric with respect to said reference NFET and a threshold voltages less that of said high threshold NFET.

14. (Original) The method of claim 9, further including operating said logic stages monotonically.

15. (Original) The method of claim 9, wherein said logic stages comprise pulsed CMOS logic circuits, dynamic domino circuits or fuse state evaluation circuits.

16. (Original) The method of claim 9, wherein said predominantly high input state and said predominantly low input state are independently selected from the group of states consisting of precharge states, standby states, output states of combinational logic coupled to said circuit and output states of previous logic stages of said circuit.

BUR920040024US1

17. (Original) A method of designing a monotonically operated CMOS circuit having reduced leakage current, comprising:

specifying a reference PFET having its threshold voltage and its gate dielectric thickness and a reference NFET having its threshold voltage and its gate dielectric thickness;

defining a CMOS logic circuit having logic stages, said logic stages having input states;

defining a thin gate dielectric and high threshold voltage PFET with respect to said reference PFET, for any of said logic stages having a predominantly high input state;

defining a thick gate dielectric and low threshold voltage NFET with respect to said reference NFET, for any of said logic stages having said predominantly high input state;

defining a thick gate dielectric and low threshold voltage PFET with respect to said reference PFET, for any of said logic stage having a predominantly low input state; and

defining a thin gate dielectric and high threshold voltage NFET with respect to said reference NFET, for any of said logic stages having said predominantly low input state.

18. (Original) The method of claim 17, further including connecting in series logic stages having predominantly high input states with logic stages having predominantly low input states, said logic stages having predominantly high input states alternating with logic stages having predominantly low input states.

19. (Original) The method of claim 17, further including:

defining a high intermediate NFET having a thick gate dielectric and a low threshold voltage with respect to said reference NFET for any of said logic stages having said predominantly high inputs, said high intermediate NFET for stacking in series between said thin

BUR920040024US1

gate dielectric and high threshold voltage PFET and said thick gate dielectric and low threshold voltage NFET;

defining a high intermediate PFET having a thin gate dielectric with respect to said reference PFET and a threshold voltage less than that of said high threshold voltage PFET for any of said logic stages having said predominantly high inputs, said high intermediate PFET for stacking in series between said thin gate dielectric and high threshold voltage PFET and said thick gate dielectric and low threshold voltage NFET;

defining a low intermediate NFET having a thin gate dielectric with respect to said reference NFET and a threshold voltages less that of said high threshold NFET for any of said logic stages having said predominantly low inputs, said low intermediate NFET for stacking in series between said thin gate dielectric and high threshold voltage PFET and said thick gate dielectric and low threshold voltage NFET; and

defining a low intermediate PFET having a thick gate dielectric and a low threshold voltage with respect to said reference PFET for any of said logic stages having said predominantly low inputs, said low intermediate PFET for stacking in series between said thin gate dielectric and high threshold voltage PFET and said thick gate dielectric and low threshold voltage NFET.

20. (Original) The method of claim 17, wherein said logic stages operate monotonically.

21. (Original) The method of claim 17, wherein said logic stages comprise pulsed CMOS logic circuits, dynamic domino circuits or fuse evaluation circuits.

BUR920040024US1



22. (Original) The method of claim 17, wherein said predominantly high input state and said predominantly low input state are independently selected from the group of states consisting of precharge states, standby states, output states of combinational logic coupled to said circuit and output states of previous logic stages of said circuit.

23. (Withdrawn) A method of designing a monotonically operated CMOS circuit with reduced current leakage, comprising;

(a) specifying a reference PFET having its threshold voltage and its gate dielectric thickness and a reference NFET having its threshold voltage and its gate dielectric thickness;

(b) synthesizing a schematic circuit design with standard design elements, said standard design elements including one or more reference PFETs and one or more reference NFETs ;

(c) analyzing one or more circuits for logic stages having predominantly high input logic states or predominantly low input logic states;

(d) selecting one or more logic stages determined to have predominantly high input logic states or predominantly low input logic states; and

(e) replacing said standard design elements of said selected logic stages with reduced current leakage elements, said reduced current leakage elements including:

thin gate dielectric and high threshold voltage PFETs with respect to said reference PFET, for logic stages having predominantly high input states;

thick gate dielectric and low threshold voltage NFETs with respect to said reference NFET, for logic stages having predominantly high input states;

thick gate dielectric and low threshold voltage PFETs with respect to said reference PFET, for a logic stages having predominantly low input states; and

BUR920040024US1



thin gate dielectric and high threshold voltage NFETs with respect to said reference NFET, for said logic stages having predominantly low input states.

24. (Withdrawn) The method of claim 23 wherein said reduced current leakage elements further include:

high intermediate NFETs having thick gate dielectrics and low threshold voltages with respect to said reference NFET defined for logic stages having said predominantly high inputs, said high intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

high intermediate PFETs having thin gate dielectrics with respect to said reference PFET and threshold voltages less than that of said high threshold voltage PFETs defined for logic stages having said predominantly high inputs, said high intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

low intermediate NFETs having thin gate dielectrics with respect to said reference NFET and threshold voltages less than that of said high threshold NFETs defined for logic stages having said predominantly low inputs, said low intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs; and

low intermediate PFETs having thick gate dielectrics and low threshold voltages with respect to said reference PFET defined for logic stages having said predominantly low inputs, said low intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs.

BUR920040024US1

25. (Withdrawn) The method of claim 23, further including:

(f) analyzing the performance of said logic stages with said reduced leakage current elements; and

(g) replacing selected logic stages having been previously replaced with said reduced leakage current elements with reduced current elements further including:

high intermediate NFETs having thick gate dielectrics and low threshold voltages with respect to said reference NFET defined for logic stages having said predominantly high inputs, said high intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

high intermediate PFETs having thin gate dielectrics with respect to said reference PFET and threshold voltages less than that of said high threshold voltage PFETs defined for logic stages having said predominantly high inputs, said high intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

low intermediate NFETs having thin gate dielectrics with respect to said reference NFET and threshold voltages less than that of said high threshold NFETs defined for logic stages having said predominantly low inputs, said low intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs; and

low intermediate PFETs having thick gate dielectrics and low threshold voltages with respect to said reference PFET defined for logic stages having said predominantly

BUR920040024US1

low inputs, said low intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs.

26. (Withdrawn) The method of claim 23, wherein all PFETs of said reduced leakage current elements are selected from the group of PFETs consisting of thin gate dielectric and high threshold voltage PFETs for logic stages having predominantly high input states and thick gate dielectric and low threshold voltage PFETs for a logic stages having predominantly low input states; and

wherein all NFETs of said reduced leakage current elements are selected from the group of NFETs consisting of thick gate dielectric and low threshold voltage NFETs for logic stages having predominantly high input states and thin gate dielectric and high threshold voltage NFETs for said logic stages having predominantly low input states.

27. (Withdrawn) The method of claim 23, wherein said predominantly high input state and said predominantly low input state are independently selected from the group of states consisting of precharge states, standby states, output states of combinational logic coupled to said circuit and output states of logic stages of said circuit.

28. (Withdrawn) A computer system comprising a processor, an address/data bus coupled to said processor, and a computer-readable memory unit coupled to said processor, said memory unit containing instructions that when executed by said processor implement a method for designing

BUR920040024US1

a monotonic CMOS circuit with reduced current leakage, said method comprising the computer implemented steps of:

- (a) specifying a reference PFET having its threshold voltage and its gate dielectric thickness and a reference NFET having its threshold voltage and its gate dielectric thickness;
- (b) synthesizing a schematic circuit design with standard design elements, said standard design elements including one or more reference PFETS and one or more reference NFETs ;
- (c) analyzing one or more circuits for logic stages having predominantly high input logic states or predominantly low input logic states;
- (d) selecting one or more logic stages determined to have predominantly high input logic states or predominantly low input logic states; and
- (e) replacing said standard design elements of said selected logic stages with reduced current leakage elements, said reduced current leakage elements including:
  - thin gate dielectric and high threshold voltage PFETs with respect to said reference PFET, for logic stages having predominantly high input states;
  - thick gate dielectric and low threshold voltage NFETs with respect to said reference NFET, for logic stages having predominantly high input states;
  - thick gate dielectric and low threshold voltage PFETs with respect to said reference PFET, for a logic stages having predominantly low input states; and
  - thin gate dielectric and high threshold voltage NFETs with respect to said reference NFET, for said logic stages having predominantly low input states.

29. (Withdrawn) The method of claim 28 wherein said reduced current leakage elements further include:

JBUR920040024US1

high intermediate NFETs having thick gate dielectrics and low threshold voltages with respect to said reference NFET defined for logic stages having said predominantly high inputs, said high intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

high intermediate PFETs having thin gate dielectrics with respect to said reference PFET and threshold voltages less than that of said high threshold voltage PFETs defined for logic stages having said predominantly high inputs, said high intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

low intermediate NFETs having thin gate dielectrics with respect to said reference NFET and threshold voltages less than that of said high threshold NFETs defined for logic stages having said predominantly low inputs, said low intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs; and

low intermediate PFETs having thick gate dielectrics and low threshold voltages with respect to said reference PFET defined for logic stages having said predominantly low inputs, said low intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs.

30. (Withdrawn) The method of claim 28, further including:

(f) analyzing the performance of said logic stages with said reduced leakage current elements; and

BUR920040024US1

(g) replacing selected logic stages having been previously replaced with said reduced leakage current elements with reduced current elements further including:

high intermediate NFETs having thick gate dielectrics and low threshold voltages with respect to said reference NFET defined for logic stages having said predominantly high inputs, said high intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

high intermediate PFETs having thin gate dielectrics with respect to said reference PFET and threshold voltages less than that of said high threshold voltage PFETs defined for logic stages having said predominantly high inputs, said high intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs;

low intermediate NFETs having thin gate dielectrics with respect to said reference NFET and threshold voltages less than that of said high threshold NFETs defined for logic stages having said predominantly low inputs, said low intermediate NFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs; and

low intermediate PFETs having thick gate dielectrics and low threshold voltages with respect to said reference PFET defined for logic stages having said predominantly low inputs, said low intermediate PFETs stacked in series between said thin gate dielectric and high threshold voltage PFETs and said thick gate dielectric and low threshold voltage NFETs.

BUR920040024US1

31. (Withdrawn) The method of claim 28, wherein all PFETs of said reduced leakage current elements are selected from the group of PFETs consisting of thin gate dielectric and high threshold voltage PFETs for logic stages having predominantly high input states and thick gate dielectric and low threshold voltage PFETs for a logic stages having predominantly low input states; and

wherein all NFETs of said reduced leakage current elements are selected from the group of NFETs consisting of thick gate dielectric and low threshold voltage NFETs for logic stages having predominantly high input states and thin gate dielectric and high threshold voltage NFETs for said logic stages having predominantly low input states.

32. (Withdrawn) The method of claim 28, wherein said predominantly high input state and said predominantly low input state are independently selected from the group of states consisting of precharge states, standby states, output states of combinational logic coupled to said circuit and output states of logic stages of said circuit.

BUR920040024US1